FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5952 Discussions

Cyclone V GX PCIE Hard IP DMA problems

Altera_Forum
Honored Contributor II
887 Views

I used Cyclone V GX PCIE Hard IP with Avalon-ST interface, I don't use Qsys to generate the PCIE core, but use the IP catalog in the project. 

Now I can receive the correct memory read data from PC, and send the correct data to PC by cpID TLP. 

But the PC can not receive any data when I send by the DMA with either 3 header aligned TLP nor 4 header aligned TLP. 

I have used the logic analyer to capture the DMA address which the PC send, and the address I send to PC in DMA is correct. 

 

Does it need to enable some signal to open DMA function or need to adjust some signal before starting DMA? 

 

Please send me a example of DMA tx of Cyclone V GX PCIE Hard IP with Avalon-ST interface but without Qsys. 

 

Thanks very much!!!
0 Kudos
0 Replies
Reply