FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

CycloneV-Fractional N- PLL definitions.

AGofs
Novice
1,724 Views

Good afternoon,

I want to produce an output clock (82.5 MHz ) from an incoming Clock (160 MHz) by using of Fractional N-PLL.

I chose "Enable Physical output clock Parameters" option.

Then, I've chosen Fractional N-PLL option at the "Reference Clock Frequency" raw, but immediately I'm getting :

"Error: FPLL_002: The specified configuration causes Voltage-Controlled Oscillator (VCO) to go beyond the limit."

The Reference Clock Frequency located between 50 MHz and 700 MHz.

But when I de-assert "Enable Physical output clock Parameters" option, then previous Error disappears.

What is wrong? Why I cannot change an output clock parameters manually?

P.S. The print-screen with an error and definitions is attached.

0 Kudos
1 Reply
Rahul_S_Intel1
Employee
1,507 Views

Hi AGofs,

The above is a known problem and it is not fixed as of now, any ways I will provide you a work around from t the below KDB.

 

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/solutions/rd01162013_301.html?wapkw=enable+physical+output+clock+parameters

 

Hope it helps

0 Kudos
Reply