FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

DDR-2 IP data error

Altera_Forum
Honored Contributor II
795 Views

Hi All,  

 

We are working on DDR2-IP on two different Altera cyclone III EP3C120F780C7N development kit 

 

1st-kit, called as A-kit  

The DDR(Micron) part number: combination of 8LD42-D9GMG and 8FB41-D90PN 

 

2nd-kit, called as B-kit 

The DDR(Micron) part number: combination of 8YF12-D9JLR and 8EB41-D9DPN 

 

The data write and read are working good with the A-kit where as there is data corruption on some addresses while working on B-kit. We used the signal tap to check DDR-2 protocol, the protocol seems to be non-violated. 

 

Can anyone experienced the some similar problem, please do send the response on how we can handle this case. 

 

Thanks and Regards, 

Vijay K
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
90 Views

Timings are ok? What's the max freq of each chip? What's the controller freq?

Reply