FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6335 Discussions

DDR Calibration VS T°C VS MEM_CLK_FREQ

Daracus
Beginner
313 Views

Hello

I have an issue with the Calibration Status, with the ip : "LPDDR2 SDRAM Controller with UniPHY."Version 15.1.

Condition low tempereture (-20°C  -4°F):

If I set a MEM_CLK_FREQ = 300.0MHz, sometimes the calibration fails :

=> hmc_DDR_status_local_cal_fail goes high, 

=> hmc_DDR_status_local_cal_success goes low.

=> But If I set a MEM_CLK_FREQ = 400MHz, the calibration always seems OK (hundred tests).

I'd like to know, how the increase of MEM_CLK_FREQ will affect the DDR calibration process?

Thanks

0 Kudos
1 Reply
yoichiK_intel
Employee
279 Views

Did you check the memory timing parameter is correct one which you use on the board such as tINIT, tRFC,tREF ?

0 Kudos
Reply