DDR on CIII using altera ddio megafunction

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

DDR on CIII using altera ddio megafunction

924 Views

hi,

i am designing ip core for onfi nand flash controller. it is following DDR protocol. so i want to use altera ddio megafunction to convert data from single data rate to dual data rate and vice-versa. i have question regarding data latch in ddio.

i want to generate data on DQ line center align to DQS strobe at the time of write operation and for read operation nand device will give data DQ edge aligned to DQS strobe.

so how can i use ddio in my design?

i am using Cyclone III 3c120 device for its testing.

thanx in advance

regards,

vijay sheladiya

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.