FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

DDR2 HP, no local_ready

Altera_Forum
Honored Contributor II
‎11-12-2008 08:04 PM
926 Views

Hi, 

I have a DDR2 HP design that works fine if implemented as a nios system, 

but as soon as I move it outside the SOPC sphere the local ready never come high. 

 

The timings are OK. 

The init signal is OK. 

Does anybody has any idea what can cause the local ready to not come up? 

 

apus
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-13-2008 10:26 PM
217 Views

The solution; drop CL from 5 to 4.........

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.