FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5744 Discussions

DDR2 HPC 9.1 on StratixIV

Honored Contributor I

I tried to generate the DDR2 HPC under the Quartus 9.1, however the maga wizard always has this warning: 


Warning: C:\altera\91\qdesigns\ddr0716\ddr.v doesn't exist but should have been created by IPToolbench. 


It looks like the tool did not generate all the files and only generated PHY files. I cannot file the ddr_auk_ddr_hp_controller_wrapper.vo file which is supposed to be there for simulation as described in document. There is also a folder called “iptb_ddr2_high_performance_controller_temp5242390514651995311” which looks like a temporary folder during the generation.  




Does anyone know why this happen?!!:mad: 

0 Kudos
0 Replies