FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5879 Discussions

DDR2 sync SRAM controller

Altera_Forum
Honored Contributor II
787 Views

Hi, my company developed a borad with ddr2 x36 sync sram(cypress CY7C1520KV18) 

the SRAM is connected Altera arria V. 

 

in the megawizard there is only QDR sram controller available. 

 

i whould like to get a ref code and/or relevant documention on how to implement the phy level in the FPGA for that device. 

 

best regards 

or shoshani
0 Kudos
0 Replies
Reply