FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6605 Discussions

DDR3 IP internal Timing problem

SYou1
Beginner
ā€Ž02-27-2020 03:09 AM
973 Views

å®¢ęˆ·ä½æē”ØDDR3 IPēš„做äŗ†äø€äøŖęœ€å°ē³»ē»Ÿļ¼Œä½æē”Øäŗ†å…ØéƒØ6äøŖportļ¼ŒęƏäøŖportę—¶é’Ÿéƒ½äøäø€ę ·ļ¼ŒēŽ°åœØęƏäøŖę—¶é’Ÿļ¼ˆéƒ½å°äŗŽ125Mhzļ¼‰åˆ°IP内éƒØēš„ę—¶é’Ÿéƒ½å‡ŗēŽ°äŗ†ę—¶åŗé—®é¢˜ć€‚čƷ问äø‹IP内éƒØę˜Æå¦‚ä½•åŒę­„ę—¶é’Ÿēš„ļ¼Ÿę˜Æå¦čƒ½åæ½ē•„

č°¢č°¢

0 Kudos

Link Copied

3 Replies
BoonT_Intel
Moderator
ā€Ž02-28-2020 01:49 AM
848 Views

Hi Sir,

Yes the timing violation between MPFE port can be safely ignore. See this KDB for details šŸ˜ƒ

https://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/knowledge-base/solutions/rd08142014_213.html

0 Kudos
Copy link
SYou1
Beginner
ā€Ž02-28-2020 06:13 AM
848 Views

Thanks a lot!

0 Kudos
Copy link
BoonT_Intel
Moderator
ā€Ž02-28-2020 07:29 AM
848 Views

You are welcome.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.