FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5742 Discussions

DDR3 IP internal Timing problem

SYou1
Beginner
236 Views

客户使用DDR3 IP的做了一个最小系统,使用了全部6个port,每个port时钟都不一样,现在每个时钟(都小于125Mhz)到IP内部的时钟都出现了时序问题。请问下IP内部是如何同步时钟的?是否能忽略

谢谢

0 Kudos
3 Replies
BoonT_Intel
Moderator
111 Views

Hi Sir,

Yes the timing violation between MPFE port can be safely ignore. See this KDB for details 😃

https://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/knowledge-base...

SYou1
Beginner
111 Views

Thanks a lot!

BoonT_Intel
Moderator
111 Views

You are welcome.

Reply