Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Beginner
151 Views

DDR3 IP internal Timing problem

客户使用DDR3 IP的做了一个最小系统,使用了全部6个port,每个port时钟都不一样,现在每个时钟(都小于125Mhz)到IP内部的时钟都出现了时序问题。请问下IP内部是如何同步时钟的?是否能忽略

谢谢

0 Kudos
3 Replies
Highlighted
Moderator
26 Views

Hi Sir,

Yes the timing violation between MPFE port can be safely ignore. See this KDB for details 😃

https://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/knowledge-base...

0 Kudos
Highlighted
Beginner
26 Views

Thanks a lot!

0 Kudos
Highlighted
Moderator
26 Views

You are welcome.

0 Kudos