Turn on suggestions
Auto-suggest helps you quickly narrow down your search results by suggesting possible matches as you type.
Showing results for
- Intel Community
- FPGAs and Programmable Solutions
- FPGA Intellectual Property
- DDR3 IP simulation error Error: (vsim-10000) Unresolved defparamreference to 'power_s
Option
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Mute
- Printer Friendly Page
Altera_Forum
Honored Contributor I
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
06-13-2013
08:11 AM
947 Views
DDR3 IP simulation error Error: (vsim-10000) Unresolved defparamreference to 'power_s
While simulatintg the DDR3 SDRAM Uniphy IP example desing I am getting below given Errors :-
Error: (vsim-10000) ./..//submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv(1621): Unresolved defparam reference to 'power_saving_exit_cycles' in hmc_inst.power_saving_exit_cycles.# Region: /ddr3_eg_example_sim/e0/if0/c0# ** Error: (vsim-10000) ./..//submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv(1622): Unresolved defparam reference to 'mem_clk_entry_cycles' in hmc_inst.mem_clk_entry_cycles.# Region: /ddr3_eg_example_sim/e0/if0/c0# ** Error: (vsim-10000) ./..//submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv(1623): Unresolved defparam reference to 'priority_remap' in hmc_inst.priority_remap.# Region: /ddr3_eg_example_sim/e0/if0/c0# ** Error: (vsim-10000) ./..//submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv(1624): Unresolved defparam reference to 'enable_burst_interrupt' in hmc_inst.enable_burst_interrupt.# Region: /ddr3_eg_example_sim/e0/if0/c0# ** Error: (vsim-10000) ./..//submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv(1625): Unresolved defparam reference to 'enable_burst_terminate' in hmc_inst.enable_burst_terminate.# Region: /ddr3_eg_example_sim/e0/if0/c0# ** Error: (vsim-10000) ./..//submodules/ddr3_eg_example_sim_e0_if0_p0_acv_hard_memphy.v(676): Unresolved defparam reference to 'm_hphy_ac_rom_init_file' in hphy_inst.m_hphy_ac_rom_init_file.# Region: /ddr3_eg_example_sim/e0/if0/p0/umemphy# ** Error: (vsim-10000) ./..//submodules/ddr3_eg_example_sim_e0_if0_p0_acv_hard_memphy.v(677): Unresolved defparam reference to 'm_hphy_inst_rom_init_file' in hphy_inst.m_hphy_inst_rom_init_file.# Region: /ddr3_eg_example_sim/e0/if0/p0/umemphy The simulation is done as explained in the "emi.pdf" chapter 10 Simulating Memory IP Software used for simulation is ModelSim ALTERA STARTER EDITION 10.0c. So please let me know what could be the possible Fix to these Errors?Link Copied
1 Reply
Altera_Forum
Honored Contributor I
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
03-03-2016
01:24 PM
51 Views
Hi kushal.....i am facing the same problem in ALtera Max 10...Did you find any solution of this problem? Appreciate your feedback.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page
For more complete information about compiler optimizations, see our Optimization Notice.