FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6258 Discussions

DDR3 SDRAM HPC ip core, about OCT and RUP/RDN pins.

Honored Contributor II

Hi all, 


I have a question in designing DDR3 ip core:  


- When designed DDR3 interface, I forgot to pull up and pull down RUP/RDN dedicated pins in DDR3 funtion banks. So, can I compile project with DDR3 Ip core successfully and the project can run correctly without OCT (on-chip calibration termination)? 


And I'm using Stratix IV FPGA. 


Thanks for reading and I'm very appreciated for any answer.
0 Kudos
0 Replies