FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5953 Discussions

DDR3 SDRAM HPC ip core, about OCT and RUP/RDN pins.

Altera_Forum
Honored Contributor II
717 Views

Hi all, 

 

I have a question in designing DDR3 ip core:  

 

- When designed DDR3 interface, I forgot to pull up and pull down RUP/RDN dedicated pins in DDR3 funtion banks. So, can I compile project with DDR3 Ip core successfully and the project can run correctly without OCT (on-chip calibration termination)? 

 

And I'm using Stratix IV FPGA. 

 

Thanks for reading and I'm very appreciated for any answer.
0 Kudos
0 Replies
Reply