FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

DDR3 Uniphy calibration failed

Altera_Forum
Honored Contributor II
‎07-12-2011 08:46 PM
1,386 Views

On a custom Stratix IV board, I have two independent DDR3 banks, A and B.  

Bank A works fine, Bank B fails calibration at stage 0: 

 

  • Initial failing DQ group 0 

  • Initial failing stage: Read Calibration - VFIFO 

  • all 8 DQS pins are detected (good news) 

 

Seems to me to be hardware since the same core works on Bank A.  

 

Any thoughts on where to focus my debug effort? 

 

The calibration phase is run by a captive Nios CPU in the uniphy ddr3 core, and as a result is indecipherable. I have no idea how to find out what is going wrong with signaltap..
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎10-02-2013 05:27 PM
559 Views

How wide is your interface? x64? 

 

Is it the top edge controller that fails?
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.