DDR3 dual-rank dual-slot pin assignment

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

DDR3 dual-rank dual-slot pin assignment

949 Views

Hello,

I cannot figure out how to assign CS#, ODT and CKE pins in DDR3 dual-rank dual-slot configuration.

I'm using Micron 8GB part - MT16JTF1G64HZ. It has two ranks and two slots, selected by S0# and S1# pins. Also, it has two bits of ODT and CKE.

Megawizard generates 4-bit CS#, ODT and CKE busses for 2-slot and 2-rank configuration. No S0 or S1.

I haven't found any documentation on how to connect those bits to the IOs.

It seems to require some additional muxing logic to interface with the DIMM on board.

Thanks,

Evgeni

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.