FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5952 Discussions

DDR3 dual-rank dual-slot pin assignment

Altera_Forum
Honored Contributor II
772 Views

Hello, 

 

I cannot figure out how to assign CS#, ODT and CKE pins in DDR3 dual-rank dual-slot configuration. 

 

I'm using Micron 8GB part - MT16JTF1G64HZ. It has two ranks and two slots, selected by S0# and S1# pins. Also, it has two bits of ODT and CKE. 

 

Megawizard generates 4-bit CS#, ODT and CKE busses for 2-slot and 2-rank configuration. No S0 or S1. 

I haven't found any documentation on how to connect those bits to the IOs. 

It seems to require some additional muxing logic to interface with the DIMM on board. 

 

 

Thanks, 

Evgeni
0 Kudos
0 Replies
Reply