FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5982 Discussions

DDR3 functional simulation using Questa Sim failed

Altera_Forum
Honored Contributor II
766 Views

Hi All, 

I meet with a strange issue that when I did the RTL simulation using Questa Sim in the example project generated by DDR3 IP core, it worked well; but if I simulated the same function in my own project, it was failed with an error: use of reserved cas latency code : 000. 

All of the settings are the same, and this error seems to be related to the mem_model.sv file. Is there any one troubling with this issue too? 

My platform: 

Quartus II 10.1-64bit 

Questa Sim 10.0a-64bit 

 

Thanks!
0 Kudos
0 Replies
Reply