FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

DDR4 CAS Latency (CL)Setting ?

LChen23
Beginner
302 Views

Hi,

in Quartus , S10 external Memory, The Preset of DDR4-2666V CL20 Component 1CS 8Gb (1Gb x8) , It seems the CL is 20,

But after I apply, it shows the CL is 23.

 

So , Why?

0 Kudos
3 Replies
NurAida_A_Intel
Employee
220 Views

Hi @LChen23​ ,

 

Thank you for joining this Intel Community.

 

Memory CAS latency setting= additive latency (AL) + the CAS latency (CL).

 

This parameter specifies the number of clock cycles between the read command and the availability of the first bit of output data at the memory device. The value is depends on the memory device selected; you need to refer to the memory datasheet for details.

 

Hope this helps.

 

Thanks

 

Regards,

Aida

 

 

LChen23
Beginner
220 Views
I find it in Datasheet. When enable BID ,the CL may change to 22,or 23… Best Regard 陈亮 18017280310
NurAida_A_Intel
Employee
220 Views

Hi,

 

Glad to know. 😊

 

Regards,

Aida

Reply