FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5982 Discussions

DPA Initial Phase in ALT_LVDS_RX core means what?

Altera_Forum
Honored Contributor II
785 Views

Hi all. 

 

I want to know that the setting about dpa_initial_phase (value:0 45 90 135 180 225 270 315 360) means the DPA circuit block will select a fixed shift phase(dpa_initial_phase) to sample rx data from alt_lvds_rx or DPA will select a better phase clock to sample rx data...?  

Does anyone know something about dpa_initial_phase setting ? Please share it to me . 

Thank you!:) 

 

pofeng
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
105 Views

I think it's where it starts for calibration, but since it dynamically changes it doesn't really matter. Every DPA I've seen leaves the default.

Altera_Forum
Honored Contributor II
105 Views

I think if you knew the relationship between clock and data(many cases you don't), you could have it start in a selection that's correct. Maybe that reduces the DPA lock time? Not sure.

Reply