DSP Builder Signal Compiler Error

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

DSP Builder Signal Compiler Error

910 Views

I have a model that gets all the way through the compilation and programming process but then freezes after the message that the programmer action is complete. I have left it at this point for 2.5 hours with no change and I have no idea what could be causing it. I have been able to program simpler designs with no problem but as soon as I put an FIR megablock in the model I get this error.

32 KB

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.