FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6355 Discussions

DUC and DDC on CycloneIII

Altera_Forum
Honored Contributor II
‎03-05-2012 08:44 PM
947 Views

Does any one have a model design in simulink of a DUC (digital up converter)and DDC that ca be implemented in a Cylone III FPGA. 

 

Is there a reference design or example to interface this design with a HSMC (High Speed Mezzanine Card) 

 

I am trying to implement a IF stage with a CycloneIII devise. I am new in this technology so any advise, reference design, IP, etc will be appreciated very much 

 

Armando
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-06-2012 04:42 PM
227 Views

Altera has been showcasing DSP Builder Advanced Blockset for Simulink to do DUC. there are design examples included with the tool 

 

they won't be targeting a specific board with HSMC, you'll have to build a project around the DUC
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.