FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5742 Discussions

DUC and DDC on CycloneIII

Altera_Forum
Honored Contributor I
773 Views

Does any one have a model design in simulink of a DUC (digital up converter)and DDC that ca be implemented in a Cylone III FPGA. 

 

Is there a reference design or example to interface this design with a HSMC (High Speed Mezzanine Card) 

 

I am trying to implement a IF stage with a CycloneIII devise. I am new in this technology so any advise, reference design, IP, etc will be appreciated very much 

 

Armando
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
53 Views

Altera has been showcasing DSP Builder Advanced Blockset for Simulink to do DUC. there are design examples included with the tool 

 

they won't be targeting a specific board with HSMC, you'll have to build a project around the DUC
Reply