FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5946 Discussions

Data type not supported for HDL code generation when using Altera DSP builder blocks

Honored Contributor II



i am facing a problem when making a simulink model in which I use Altera DSP builder blocks. It simulates the model without any problems, but when I try to generate HDL code it gives me an error message such as : 'Data type 'INT_8' is not supported for HDL code generation' 


and it does this for any data type. 


Could anyone please help me??
0 Kudos
0 Replies