FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5950 Discussions

Dear INTEL, Thanks for PCIE hardIP+ with HBM2 reference designs. The reference design are not available to download even after sign-in.

anilinintel
Beginner
1,471 Views

The Document AN881.pdf has got poor picture quality screenshots.

please provide access to this link to download reference designs/driver software from the intelfpga cloud where all other designs available to download from this site. the problematic link is below

https://fpgacloud.intel.com/devstore/platform/18.1.0/Pro/pci-express-gen3-x16-avmm-dma-with-hbm2-mem...

 

please fix this. Waiting to try this on our MX board.

0 Kudos
2 Replies
Vicky1
Employee
149 Views

Hi,

Apologies for the inconvenience.

I also realized the same behavior, let me check internally & get back to you.

 

Best Regards

Vikas Jathar 

(This message was posted on behalf of Intel Corporation)

 

anilinintel
Beginner
149 Views

Thanks,

I have a couple of questions before i get this reference design.

Can i use a gen3x8 pcie IP to work with HBM2 where performance not a matter to me first ?

Can i use a single pseudo channel by keeping other pseudo channel unconnected, by enabling only one channel of hbm2 in GUI ?

Reply