FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6448 Discussions

Debugging PC Express hard IP core

Altera_Forum
Honored Contributor II
‎11-26-2013 11:42 AM
931 Views

Hi all, 

 

 

I've got a link up (ltssmstate = L0) - and external device sees the link but still I don't see any data going out from hard IP core. How can I debug and see whether anything is coming to Hard IP and/or get discarded?  

 

Best regards, 

Dominik
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.