FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5920 Discussions

Debugging PC Express hard IP core

Honored Contributor II

Hi all, 



I've got a link up (ltssmstate = L0) - and external device sees the link but still I don't see any data going out from hard IP core. How can I debug and see whether anything is coming to Hard IP and/or get discarded?  


Best regards, 

0 Kudos
0 Replies