FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6356 Discussions

Decoder IP problem

Altera_Forum
Honored Contributor II
‎05-21-2011 06:23 PM
1,037 Views

HI,  

I want to know how to do with that problem in the decoder IP ( Reed Solomon and Viterbi), it is the same problem. "all the output are zero ". 

can anyone help me please? I am really in a big trouble
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎05-12-2014 12:17 PM
200 Views

I know that this may be late for you lolitta73, however it may be useful for future visitors. 

Recently I have had the same behavior and the problem was that at one point (normally few seconds after starting decoding process) I was sending into the module two consecutive StartOfFrame signals without EndOfFrame signalling in between. And now you can use SignalTap in order to scope the problem! ;)
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.