FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Didital Down Converter

Altera_Forum
Honored Contributor II
798 Views

Hello. 

I am developing the DDC (Digital down converter). 

I am using standard Altera IP core (NCO, CIC, FIR). 

Signal after mixer, decimate by CIC (decimation coefficient 1920) and then by FIR (decimation coefficient 2) [Please see the attached file]. 

 

1) CIC_out_valid signal using us clock for FIR filter. Is it correct ? 

2) Please tell me how to constraint the LRCK_32KHz Port. [SDC File is attached] 

 

I am hope for your help. 

Thanks.
0 Kudos
0 Replies
Reply