FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6355 Discussions

Digital signal processing1

Altera_Forum
Honored Contributor II
861 Views

hi, i am doing an assingment Time encoded signal encoder which is interface with ADC and microprocessor. in TES it was divided into three parts i.e. ENCODER, CONTROL AND FIFO BUFFER. My part is control part i want general block diagram , VHDL CODING ,TIMING DIAGRAM for this part. i need a help urgently.

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
189 Views

Let's see, it's mid-April. Did somebody leave their final project until the last minute? You're going to have to be a little more detailed in what you are urgently looking for. 

 

Jake
0 Kudos
Reply