FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5884 Discussions

Displayport Timing diagram for when setting Pixel input mode to Dual or Quad

slmel
Novice
229 Views

Hi, 

 

We are planning to use displayport in out product. In this we need to know the timing diagram when setting Pixel input mode to Dual or Quad. According to user guide, 

slmel_0-1620795401032.png

1. Since 4 pixels are in parallel do we need to divide the data enable, horizontal sync, and
vertical sync signals also by 4?

2. If horizontal active, front porch, or back porch of a length not divisible by 2 or 4, how we extend above signals?

3. Do we need to extend all signals or particular signal?

Regards,

Sree

0 Kudos
1 Solution
Deshi_Intel
Moderator
208 Views

Hi,


  1. For the video data transfer over single, dual and quad mode, you can look at at the high level timing diagram in below user guide doc (page 10 onwards - Figure 4,5,6)
  1. For understanding of detail transaction over certain video resolution across different video pixel mode


Thanks.


Regards,

dlim


View solution in original post

3 Replies
Deshi_Intel
Moderator
209 Views

Hi,


  1. For the video data transfer over single, dual and quad mode, you can look at at the high level timing diagram in below user guide doc (page 10 onwards - Figure 4,5,6)
  1. For understanding of detail transaction over certain video resolution across different video pixel mode


Thanks.


Regards,

dlim


slmel
Novice
197 Views

Thank you dlim for your support....

Deshi_Intel
Moderator
187 Views

You are welcome !


Reply