FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5917 Discussions

Does a slow Avalon slave block the Lightweigh HPS-to-FPGA bridge?

DWhit11
Novice
294 Views

We have multiple Avalon slave devices running off the Lightweight bridge on a Cyclone V. One device is fairly slow and has to do long block transfers (32 bit transfers at a time). The IP holds waitrequest active for most of the cycle releasing it just at the end so the next request can come in. I'm not clear - while each word is being transferred is the lightweight bridge able to service requests to other slaves while it's waiting for the slow slave to complete its transfer or will other accesses stall until the transfer completes?

0 Kudos
1 Reply
Fawaz_J_Intel
Employee
157 Views

Hello,

The H2F lightweight bridge can support single and multiple transaction/s. There is a master unit called Global Programmer's View (GPV) which controls the interface bridges. The GPV allows you to set the bridge’s issuing capabilities to support single or multiple transactions. The GPV also lets you set a write tidemark through the wr_tidemark register, to control how much data is buffered in the bridge before data is written to slaves in the FPGA fabric. 

You can refer to this document :

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-v/cv_54001.pdf#_...

 

page (9-35)

 

Thank you

Reply