FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5953 Discussions

Does the sdr sdram controller in Qsys support full page burst?

Honored Contributor II

I want to confirm if my design is runing at max throughput of the sdr sdram.  

I think it would be, if it works on "full page" burst mode. 


However, I could not find any "burst" related description in the paper come with the ip core. 

So whether the core support "full page" mode is undetermined. 


Is there anyone has checked that before? Or have some information from altera?
0 Kudos
0 Replies