FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6564 Discussions

Dsp builder blockset - custom board design

Altera_Forum
Honored Contributor II
943 Views

Hello, 

 

We are currently working on a project using a custom board design with an ep2c35f484c6 (Cyclone II), with DSP Builder version 6.0.1 and MATLAB R2008b. We have been able so far to test the individual components of the board (FPGA, ADC, DAC, Digital I/O, SPI bus etc.) using both VHDL code, compiled through Quartus II 9.0, and DSP Builder.  

 

Right now though we have some issues with implementing DSP Builder block sets on the board. A simple increment-decrement block just doesn't output the correct values, even though when simulated the circuit works fine. When tested with an oscilloscope the output is 0 and when tested with the SignalTap we get the following errors: 

-Error: JTAG communication error. Check hardware setup. 

-Error: Can't find the instance. Download a design with SRAM Object File containing this instance. 

-Error: Acquisition stopped unexpectedly. No data are returned. Please check previous error messages. 

 

In the meantime I changed the design slightly and was able to get the SignalTap to work. The counter still doesn't work though and it does not make any sense. 

 

I have attached the design files, the .board file and an image of the output of the scope. 

 

Any help/suggestions would be greatly appreciated. 

 

Thanks, 

Vasile
0 Kudos
0 Replies
Reply