FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6463 Discussions

EMIF controller and DDR4

User1580871742356367
837 Views

Like to confirm who's programming the DDR4 MMR registers. 

The Memory controller engine alone(without SW or SW (e.g. uboot etc.) ? Thanks. 

0 Kudos
5 Replies
SimonRichter
New Contributor I
828 Views

The initial configuration is done by the memory's sequencer block, from the IP settings, so in the simple case, you don't need to use this interface at all and you can disable it.

U-Boot could use these registers during a memory test, and the operating system could use those registers to detect ECC errors at runtime, so if that is desired, you'd connect the interface to the soft CPU's data bus.

AdzimZM_Intel
Employee
819 Views

Hi Sir,


Thanks Simon for providing the explanations.


The Memory Mode Register (MMR) interface is the Avalon based interface through which core can access debug signals and sideband operation requests in the hard memory controller.


Do you have further question about this?


Regards,

Adzim


0 Kudos
User1580871742356367
810 Views

Yes, I have one more question, where was the arf_to_valid parameter or value got from by Quatus Pro. 

I mean which timing settings in the EMIF generator. 

I didn't see it in the emif.xml nor hps.xml. 

0 Kudos
AdzimZM_Intel
Employee
795 Views

Hi Sir,


I believe that the timing parameter setting is at the tRFC.

tRFC is refers to the Refresh Cycle Time where the amount of delay after a refresh command before an activate command can be accepted by the memory.


Thanks.

Adzim


0 Kudos
AdzimZM_Intel
Employee
730 Views

Hi,


I hope your doing well.


It's been a while since my last feedback.


I just want to remind you here incase you have some questions to ask further.


Thanks,

Adzim


0 Kudos
Reply