FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5982 Discussions

Error 20445 in Tri Speed Ethernet IP for Stratix 10

GIFT
Beginner
118 Views

Error(20445): The reference clock on PLL "ethernet_1g_top_inst|tx_side_ethernet_1g_inst|ethernet_multi_rate_ip_inst|eth_tse_0|i_lvdsio_0|core|arch_inst|pll_inst|internal_pll|stratix10_altera_iopll_i|s10_iopll.fourteennm_pll", which feeds an LVDS SERDES IP instance, is not driven by a clock pin from an IO bank. Use a dedicated reference clock pin to guarantee meeting the LVDS SERDES IP max data rate specification.

 

I am using two instances of the same IP. But I have been receiving the same error on one of the instances. IP is used for unidirectional mode. For one instance only TX is used and in the other instance, only Rx is used.  We got the above error in the Rx side instance. 

 

I have checked the bank and the pin connections. Everything is properly connected. 

 

Kindly help me to solve this issue

 

 

0 Kudos
1 Reply
Deshi_Intel
Moderator
103 Views

Hi,


There are 2 possibility that I can think of.


  1. You didn't assign the refclk pin to use "dedicated refclk" pin as indicated in the error message
  2. Did you assign the 2 TSE IP instance into same IO bank ?


Thanks.


Regards,

dlim


Reply