FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6583 Discussions

Error running emi_ddr2_aiigx with Q10.0sp1 on Dev. Kit Arria II GX EP2AGX125EF35

Altera_Forum
Honored Contributor II
‎06-08-2011 06:22 PM
1,002 Views

I compile/refresh EMI DDR2 Ref. Design (DDR2: Interfacing a 267-MHz DDR2 SDRAM with an Arria II GX FPGA, i can't put the link) with Q9.1sp2 and work ok on my Arria II GX FPGA Development Kit. 

But, when I open design with Q10.0sp1 and refresh DDR2 core, the design is not running. I use SignalTap to monitor „test_complete” signal but this never get value of ’1’, like on Q9.1 version. 

I have to import the core or someting like that? (I am a beginner with Altera) 

Thanks, 

Regards.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.