FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Error when generating DDR3 Uniphy IP for Cyclone V SoC

mzannerni
Beginner
‎12-16-2021 03:14 AM
760 Views

Hello,

 

I am getting the attached error when generating DDR3 Uniphy IP.

I didn't happen on version 13.0 but happened on 14.1 and 18.1

 

Any advice on this issue is appreciated..

 

Thanks,

mzan

Preview file
80 KB
0 Kudos

Link Copied

2 Replies
AdzimZM_Intel
Employee
‎12-20-2021 12:51 AM
744 Views

Hi mzan,


Have you tried the resolution from the KDBs below?

https://www.intel.com/content/www/us/en/support/programmable/articles/000080619.html

https://www.intel.com/content/www/us/en/support/programmable/articles/000086910.html


Please let me know if that help you.


Thanks,

Adzim


0 Kudos
Copy link
AdzimZM_Intel
Employee
‎01-11-2022 09:03 PM
706 Views

Hi mzan,


Do you have any update on this topic?


Regards,

Adzim


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.