FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5875 Discussions

Error while generating DDR2 IP core for CycloneIV in Quartus13.1

Honored Contributor I

Hi all, 

Can anybody help me out to remove the following error I am getting while generating the core. 


Error (332000): can't read "dqsclksource": no such variable 

while executing 

"create_generated_clock -multiply_by 1 -source $dqsclksource -master_clock $dqsclksource $dqspin -name $dqs_out_clockname -add" 

(procedure "add_requirements_for_instance" line 263) 

invoked from within 

"add_requirements_for_instance $corename $inst t board ISI $DDR2_USB_phy_use_flexible_timing" 

("foreach" body line 3) 

invoked from within 

"foreach inst $instance_list { 

post_sdc_message info "Adding SDC requirements for $corename instance $inst" 

add_requirements_for_instance $corename $..." 

(file "DDR2_USB_phy_ddr_timing.sdc" line 635) 



If I comment those lines in .sdc file, I am getting similar errors for other variables. 


Thanks in advance.
0 Kudos
0 Replies