FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5952 Discussions

Estoy intentando incorporar a un proyecto Quartus II un IP In-System Sources and Probes con un tamaño de puerto (source/probe) de 512 bits [511..0], pero cuando compilo salta el siguiente error:

VCarr5
Beginner
226 Views

Error (10652): VHDL Assertion Statement at altsource_probe_body.vhd(451): assertion is false - report "SOURCE_WIDTH must be less than and equal to 511 and greater than and equal to 0" (FAILURE or ERROR)

Aunque la documentación indica que se pueden crear puertos de un tamaño de 512, lo máximo que puedo hacer es de 511.

¿A qué puede ser debido?

0 Kudos
1 Reply
RichardTanSY_Intel
110 Views

A duplicate case can be found here: https://forums.intel.com/s/question/0D50P00004c9KRB

This case will be closed.

Reply