FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5878 Discussions

Ethernet pins for Stratix II with EP2S60F1020C3

Altera_Forum
Honored Contributor I
794 Views

Hello everybody, 

 

I’m a French student in electronics engineering. 

I’m trying to use the Ethernet MAC/PHY (LAN91C111 device) IP with Nios II but I have some problems with the pins assignments in Quartus II software (v9.0). 

My board is a stratix ii with ep2s60f1020c3 FPGA. 

 

Can you tell me why I can’t find the System Control Bus pins T20, T21, T25, T26 and V26 indicated in the stratix ii dsp development board reference manual when I use the pin planner of Quartus for ep2s60f1020c3 FPGA? 

 

Can you tell me what other pins assignments I could make for these pins? 

 

 

Thanks in advance. 

 

Cordially, 

Samson Bossé.
0 Kudos
0 Replies
Reply