FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5890 Discussions

F2Sdram Arria10 configuration

Altera_Forum
Honored Contributor II
890 Views

Hello, 

 

For a project on an Arria 10 (10AS066H3F34I2SG), i need 2 F2Sdram ports with different data widths. 

BUT when i chose configuration 4 (f2sdram0 -> 128bits, f2sdram1 -> 32bits, f2sdram2 -> 64bits), all data widths are fixed to 128bits. 

 

Are there a fix to this issue? 

 

ps: Quartus version: Prime SE build 211. 

 

Thanks
0 Kudos
0 Replies
Reply