FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

FEC in communication

Altera_Forum
Honored Contributor II
777 Views

is there any IP cores for FEC(forward error correction) in communication? such as RS encode and decode?

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
71 Views

Have you ever tried to search for it on the Altera Website? 

 

Reed-Solomon Encode/Decoder: 

http://www.altera.com/products/ip/dsp/error_detection_correction/m-alt-rs-encoder-decoder-ii.html
Reply