FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

FFT IP core problem

Altera_Forum
Honored Contributor II
1,085 Views

Hi, 

 

I'm using Quartus II 9.1 WEB edition and I get an error when I try to create the simulation files for a FFT core with the following parameters : 

 

- Variable streaming 

- Floating point 

- 24 bits precision 

 

The error received is : 

 

MegaCore Function Generation Error 

Ip Functionnal Simulation Model Creation Failed. The following error was returned: Error: Can't elaborate user hierarchy "auk_dspip_r22sdf_top_fft_91:auk_dspip_r2 2sdf_top_fft_91 etc. 

 

If you need more information, do not hesitate to ask. 

 

Thank you, 

Emile GD
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
88 Views

is there any reason you can't move up to the latest 11.1sp2 Web Edition?

Altera_Forum
Honored Contributor II
88 Views

I'm using Quartus at my university (and I can't update the program) but I will try to install the 11.1sp2 version when I get home. 

 

Thank you for your feedback 

Emile
Altera_Forum
Honored Contributor II
88 Views

You were right! It works on Quartus 11.1sp2! 

 

Thank you 

Emile
Reply