FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
6314 Discussions

FIR Compiler 2 with Verilog and ModelSim

Altera_Forum
Honored Contributor II
800 Views

I'd like to use the FIR Compiler 2 in my Verilog project, but it seems like the output it produces is mostly VHDL with a Verilog wrapper. This would be fine, but I'd like to simulate my design in Modelsim-altera which doesn't work with mixed VHDL/Verilog. 

 

Does anyone know if it's possible to either generate verilog simulation libraries like you could in FIR Compiler 1, or a work around to simulating with the VHDL libraries in an otherwise Verilog project?
0 Kudos
0 Replies
Reply