FIR Compiler Problem

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

FIR Compiler Problem

797 Views

Hi,

I'm trying to design a simple FIR System but I don't understand how the FIR-Filter designed with the FIR Compiler works.

As you can see in the .bdf File in the zip archive.

Do I have to use a different clock for the FIR_const or do I have to reset it in a special way?

The input is an external generated 7 MHz Sinus..

Thanks

P.S. an example bdf of an FIR Filter in that way would be also very helpful for me ;-)

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.