FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

FIR Compiler Problem

Altera_Forum
Honored Contributor II
728 Views

Hi, 

 

I'm trying to design a simple FIR System but I don't understand how the FIR-Filter designed with the FIR Compiler works. 

As you can see in the .bdf File in the zip archive. 

 

Do I have to use a different clock for the FIR_const or do I have to reset it in a special way? 

 

The input is an external generated 7 MHz Sinus.. 

 

Thanks 

 

P.S. an example bdf of an FIR Filter in that way would be also very helpful for me ;-)
0 Kudos
0 Replies
Reply