FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

FIR Compiler output is zero

Altera_Forum
Honored Contributor II
‎03-08-2011 05:43 PM
833 Views

I have a design that is using a FIR Compiler generated FIR filter containing several coefficient sets. To be exact I had 5 sets loaded into the FIR filter. Everything was working fine. Then I tried to add a 6th set and now the output I get from the filter is all zeros even though I use one of my previous filter sets.  

 

When the output is all zeros the output format is still correct. I verified this with SignalTap.  

 

I was wondering if anyone has seen anything like this.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-08-2011 07:49 PM
172 Views

I found the problem myself. Looks like the FIR compiler is scaling all the coefficient sets with the same factor. This means that you can't mix floating and fixed point coefficient sets. I just converted the fixed point set to floating point and things started working.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.