FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

FIR II Data Type

hockey_goalie_01
Beginner
278 Views

With regards to the FIR II Compiler in the Quartus IP, does the 'Signed Binary' input and output type truly refer to signed binary (sign and magnitude) or to two's complement?

 

For clarity:

In signed binary, -1 would be represented as 10000001.

In two's complement, -1 would be represented as 11111111.

 

Thanks

0 Kudos
3 Replies
SengKok_L_Intel
Moderator
247 Views

Hi,


You can refer to the following link section 3.4.1.


"The FIR II IP core supports two’s complement, signed fractional binary notation, which allows you to monitor which bits the IP core preserves and which bits it removes during filtering"


FIR II IP Core: User Guide (intel.com)


Regards -SK


hockey_goalie_01
Beginner
239 Views

Thanks SK

SengKok_L_Intel
Moderator
185 Views

If further support is needed in this thread, please post a response within 15 days. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions. 


Reply