- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
With regards to the FIR II Compiler in the Quartus IP, does the 'Signed Binary' input and output type truly refer to signed binary (sign and magnitude) or to two's complement?
For clarity:
In signed binary, -1 would be represented as 10000001.
In two's complement, -1 would be represented as 11111111.
Thanks
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
You can refer to the following link section 3.4.1.
"The FIR II IP core supports two’s complement, signed fractional binary notation, which allows you to monitor which bits the IP core preserves and which bits it removes during filtering"
FIR II IP Core: User Guide (intel.com)
Regards -SK
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks SK
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
If further support is needed in this thread, please post a response within 15 days. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions.
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page