FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

FIR compiler MegaCore function

Altera_Forum
Honored Contributor II
981 Views

Hi All, 

 

I was using DSP Builder to generate a FIR Compiler block in a model. After clicking Step 2: Generate in IP Toolbench, I got error messages: 

 

MegaCore function Generation Error 

IP Functional Simulation Model Creation Failed 

Error: Quartus II 64-bit Analysis & Synthesis was unsuccessful 

 

Any solution/idea to fix the error is welcome. 

 

The softwares I used: 

 

Quartus II 64-bit 13.1 Web Edition 

DSP Builder 13.1 

Matlab & Simulink 2012a 

I don't have a paid license for Quartus and DSP Builder, yet 

 

Many Thanks, 

Lee
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
107 Views

Hi All, 

 

I fixed the issue. I changed the device from Stratix III to Cyclone III. This is because the web edition does not support Stratix III. 

 

Lee
Reply