FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6393 Discussions

FP_FUNCTIONS IP Pipelined?

ArcticRain
Novice
761 Views

Trying to use the Multiply and Addition functions out of the FP_FUNCTIONS IP.  It is clear what the latency through the IP is for a given operation.   However, it isn't clear if the operations are pipelined such that I can feed inputs in on every clock cycle and expect outputs on every clock cycle the latency number of cycles later.  Anyone have any experience here that could help me understand expected operation?

Labels (1)
0 Kudos
1 Solution
ShengN_Intel
Employee
712 Views

Hi,

 

Yes, FP_FUNCTIONS IP is pipelined. The waveforms of FP_FUNCTIONS IP with no latency and latency of 2 are attached below for your reference.

 

Thanks,

Best Regards,

Sheng

 

View solution in original post

0 Kudos
3 Replies
FvM
Valued Contributor III
748 Views
Hello,
"However, it isn't clear if the operations are pipelined such that I can feed inputs in on every clock cycle and expect outputs on every clock cycle the latency number of cycles later. "
Yes that's how pipelining works, definitely also Intel float IP.
Regards,
Frank
0 Kudos
ShengN_Intel
Employee
713 Views

Hi,

 

Yes, FP_FUNCTIONS IP is pipelined. The waveforms of FP_FUNCTIONS IP with no latency and latency of 2 are attached below for your reference.

 

Thanks,

Best Regards,

Sheng

 

0 Kudos
ShengN_Intel
Employee
675 Views

Hi,


Any further concern or consideration?


Thanks,

Best Regards,

Sheng


0 Kudos
Reply