Getting started with a 3 port ethernet design

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Getting started with a 3 port ethernet design

945 Views

I am looking for any links and references to get started designing the following:

Source Synchronous Parallel data input

UDP packetized output to 3 locations @ 1000mbps

I believe my setup will get me there with some work but any references would be helpful to figure this out.

Cyclone IV GX dev kit with HSMC Dual port gigabit adapter

I assume I'll need to make use of TSE MAC and Nichestack IP.

My plan is to fill a buffer with the parallel data and output a UDP packet when the buffer fills to a predetermined number of bytes. Any app notes I should read, any pitfalls to watch out for?

Thanks!

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.