FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6487 Discussions

HDMI IF -> pixels packing for 4:2:2

amildm
Valued Contributor I
491 Views

Hi All,

 

What's the pixels packing on the HDMI data bus for the 4:2:2 decimation? Cannot find this info in the User Guide ...

 

Thanks!

 

0 Kudos
4 Replies
ZH_Intel
Employee
469 Views

Hi amildm,

 

Thank you for your patience.

May I know which FPGA device you are using?

 

You may refer to HDMI Intel® FPGA IP User Guide, Chapter 5.1.2. Source Video Resampler for more information on Pixel Data Input Format .

 

Link as below:

HDMI Intel® FPGA IP User Guide - 5.1.2. Source Video Resampler 

 

Thank you.

 

Best Regards,

ZulsyafiqH_Intel

 

ZH_Intel
Employee
451 Views

Hi amildm,


Good day.

I wish to follow up with you about this case.

Hoping to hear back from you so that we can proceed for next step.


Thank you.

 

Best Regards,

ZulsyafiqH_Intel


0 Kudos
amildm
Valued Contributor I
431 Views

I tried this mapping, but it did not work for me.

I used the following mapping and it worked for me (for YCrCb 422 decimation):

[47:32] - Cb/Cr[15:0]

[31:16] - Y[15:0]

0 Kudos
ZH_Intel
Employee
411 Views

Hi amildm,

 

Good day.

I believe this is a duplicate case same as another case Forum titled "HDMI IP - YCrCb 4:2:2 pixels mapping + color depth indication".

 

Please refer to this LINK  for update reply.

 

Due to duplication case, this thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread.

 

Thank you.

 

Best Regards,

ZulsyafiqH_Intel

 

0 Kudos
Reply